8 9 10 11 12 11 12

WHAT IS CLAIMED IS:

1	1. A method for receiving multiple modes of RF signals according to		
2	different radio standards having differing channel spacings, including a first channel spacing		
3	in accordance with a first standard and a second channel spacing in accordance with a second		
4	standard, wherein the first channel spacing and the second channel spacing are not directly		
5	related by integer arithmetic, comprising:		
6	providing a reference frequency;		
7	using the reference frequency to generate channel frequencies for the first		
8	standard;		
9	frequency-multiplying the reference frequency by an integer number to		
0	produce a derived reference frequency; and		
الله السراء المرح المراه السر سمالات	generating channel frequencies for the other standard using a dual-modulus		
2	synthesizer and the derived reference frequency.		
- -			
1	2. The method of claim 1, wherein the first standard is GSM and the		
<u>Z</u>	second standard is IS-136.		
֓֞֞֞֜֜֜֝֟֝	3. In a portable dual mode receiver circuit, a clock system comprising:		
2 3 4	a baseband clock circuit;		
3	a multiplier circuit coupled to the clock circuit for multiplying a baseband		
4	clock by a multiplier value to a master clock frequency which has as factors a first integer		
5	divider of a first channel spacing of a first band, and a second integer divider of a second		
6	channel spacing of a second band;		
7.	a programmable reference divider coupled to receive a clock signal of said		
8	master clock frequency, said programmable divider being selectively operative at said first		
9	integer divider value and at said second integer divider value to produce respectively said		
0	first channel spacing clock signal and said second channel spacing clock signal;		
1	a digital phase detector coupled to receive output of said programmable		
2	reference divider to detect phase of said first channel spacing clock signal and said second		
3	channel spacing clock signal, said digital phase detector also having as a reference input a		
4	digital feedback signal, said digital phase detector producing as output an analog phase error		
5	signal in form of a steering voltage:		

16		a voltage controlled oscillator (VCO) coupled to receive said phase error	
17	signal for generating a frequency controlled analog radio frequency (RF) signal at a desired		
18	frequency for system output; and		
19		a programmable VCO divider circuit coupled to receive said analog RF signal	
20	said programmable VCO divider circuit operative to divide frequency of said analog RF		
21	signal by a first channel integer and a second channel integer, said first and second channel		
22	integers in combination with said respective first integer divider value and said second		
23	integer divider value designate a specific channel selection in the form of said digital		
24	feedback signal.		
1			
1		4. The circuit according to claim 3 wherein	
<u> </u>		said baseband clock frequency is 13 MHz;	
-3 □		said multiplier is 3 such that said master clock frequency is 39 MHz;	
4		said first integer divider value is 1300 for producing a channel spacing	
3	increment of 30 kHz; and wherein		
-6		said second integer divider value is 195 for producing a channel spacing	
7	increment of 200 kHz.		
		5. The circuit according to claim 4 wherein	
U Do		said first channel integer is nominally selectable between 25,000 and 30,000;	
3	and wherein	said inst chamic integer is nonlinary selectable between 25,000 and 50,000,	
4	and wherein	said second channel integer is nominally selectable between 4,000 and 10,000	
7		said second channel integer is nominally selectable between 4,000 and 10,000.	
1		6. The circuit according to claim 5 wherein	
2	. •	said first channel integer is nominally 28,000; and wherein	
3		said second channel integer is nominally 4,500.	
-			
1		7. In a portable dual mode receiver circuit, a method for selecting	
2	channels using a clock system comprising the steps of:		
3		generating a baseband clock signal;	
4		multiplying said baseband clock signal by a multiplier value to a master clock	
5	frequency which has as factors a first integer divider of a first channel spacing of a first band,		
6	and a second integer divider of a second channel spacing of a second band;		
7		programmably dividing a clock signal of said master clock frequency	
8	selectively at	said first integer divider value and at said second integer divider value to	

1

2

3

produce respectively said first channel spacing clock signal and said second channel spacing clock signal;

detecting digitally phase of said first channel spacing clock signal and said second channel spacing clock signal, with respect a reference input of a digital feedback signal, to produce as output an analog phase error signal in form of a steering voltage;

generating a frequency controlled analog radio frequency (RF) signal at a desired frequency for system output from a voltage controlled oscillator (VCO) coupled to receive said phase error signal; and

dividing frequency of said analog RF signal respectively by a first channel integer and a second channel integer in a programmable VCO divider circuit coupled to receive said analog RF signal, said first and second channel integers corresponding in combination to said respective first integer divider value and said second integer divider value to designate a specific channel selection in the form of said digital feedback signal.

8. The method according to claim 7 wherein said baseband clock frequency is 13 MHz; said multiplier value is 3 such that said master clock frequency is 39 MHz; said first integer divider value is 1300 for producing a first channel spacing increment of 30 kHz; and

said second integer divider value is 195 for producing a second channel spacing increment 200 kHz.

9. The method of claim 8, wherein the first channel spacing increment corresponds to a GSM standard and the other second channel spacing increment corresponds to an IS-136 standard.